Metastability in CMOS Transmission Gate Base Interface Circuits

Mala Kushwaha*  
ECE&PGPV BHOPAL  
India

Sachin Bandewar  
ECE&RKDF BHOPAL  
India

Anand Kumar Singh  
ECE&RKDF BHOPAL  
India

Abstract: Our work proposed metastability measurement system in which asynchronous data input and sampling clock frequencies trigger metastability. We demonstrate that dynamic memory cells present an anomalous behavior referred to as metastable operation with characteristics similar to those of static latches. During every cycle, the relative time of the two signals changes a bit, and eventually they switch sufficiently close to each other, leading to metastability. One common way to demonstrate metastability is to supply two clocks that differ very slightly in frequency to the data and clock inputs. Microwind simulations were performed in order to quantify the delay, power and metastability performance of several flip-flops base modules. A CMOS layout is also implemented in MICROWIND Layout editor to represents the delay degradation due to metastability which affects the performance of circuits including timing simulation, power dissipation etc. The our work the flip-flop base module with both the master and slave stage protected with a excellent soft-error protection, significantly better than other flip-flops which only had protection on the slave stage. Moreover, we will show that flip-flop base module will have the best metastability performance.

Key Words - Transmission Gate D-Flip-Flop, Metastability.

I. Introduction

In digital systems, the term metastability refers to the anomalous behavior of devices with memory that may occur when input timing constraints are violated. When timing constraints cannot be guaranteed, metastability is unavoidable but the probability of its occurrence can be managed by the use of synchronizers. Metastability in digital systems occurs when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state. A common example is the case of data violating the setup and hold specifications of a latch or a flip-flop. In a synchronous system, the data always has a fixed relationship with respect to the clock. When that relationship obeys the setup and hold requirements for the device, the output goes to a valid state within its specified propagation delay time. However, in an asynchronous system, the relationship between data and clock is not fixed; therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remain there for an indefinite amount of time before resolving itself or it may simply be delayed before making a normal transition. The our work the flip-flop base module with both the master and slave stage protected with a excellent soft-error protection, significantly better than other flip-flops which only had protection on the slave stage. Moreover, we will show that flip-flop base module will have the best metastability performance. Our work proposed metastability measurement system in which asynchronous data input and sampling clock frequencies trigger metastability, we demonstrate that dynamic memory cells present an anomalous behavior referred to as metastable operation with characteristics similar to those of static latches.

II. Metastability Theory:

Any flip-flop can easily be made metastable. Toggle its data input simultaneously with the sampling edge of the clock, and you get metastability. One common way to demonstrate metastability is to supply two clocks that differ very slightly in frequency to the data and clock inputs. During every cycle, the relative time of the two signals changes a bit, and eventually they switch sufficiently close to each other, leading to metastability. Synchronize any asynchronous input through one path that has at least one and preferably two flip-flops in series. The flip-flops should be running on the same edge of your system clock as the rest of the circuit. This will limit the area of potential problems to one path instead of several, and minimize the possibility of metastability entering the main part of the circuit. In the simplest case, designers can tolerate metastability by making sure the clock period is long enough to allow for the resolution of quasi-stable states and for the delay of whatever logic may be in the path to the next flip-flop. This approach, while simple, is rarely practical given the performance requirements of most modern designs. The most common way to tolerate metastability is to add one or more successive synchronizing flip-flops to the synchronizer. Ways of limiting metastability include using only one clock, using faster flipflops, decrease the asynchronous input frequency, and use synchronization hardware. These steps can easy be taken by designers to increase the reliability of a circuit.

III. Transmission Gate D-Flipflop Bistability operation:

ACMOS D-latch (level sense), is used to store I bit of data. When CK is high and CKN is low, data D drives the latch, and node Q assumes the logic level of D, and QN the complement. The minimum time required to store the data is called the setup time. If the data transition occurs before the setup time, the value after the transition is stored in the latch. If the
transition occurs after the setup time, the value before the transition is stored. The latter case results in a logic error. A SET FF can be configured to operate as master slave latch by cascading the sequential structure but it is incompetent as half of the clock edges are wasted, while the full implementation cost of the complete clock is endured. Next topology is Double Edge Triggered flip-flop (DET), which can be triggered at the positive as well as the negative edges.

IV. Metastability Parameter Estimation:
The mean time between failures (MTBF) is used to represent the reliability of synchronizers. Normally, we obtain an input time and output time relationship first and then the corresponding MTBF can be computed. If the data signal transitions at a frequency of \( f_D \) with respect to a clock signal with a frequency of \( f_{CLK} \), a common metric used to characterize metastability is the mean-time-between-failures (MTBF), given:

\[
MTBF = \frac{1}{f_D f_{CLK} T_0 e^{-t_s/\tau}}
\]

where \( T_0 \) is the width of the aperture window where a transition in the input data may result in metastability, and \( T \) is the resolution time constant that represents the inverse of the gain-bandwidth product of the feedback element in the flip-flop. Fig 1 and Fig 2 shows the layout design for Transmission gate base D flip-flop in Master Slave arrangement.

Fig 1 Transmission gate base D flipflop in Master Slave arrangement.

Fig2 Layout design for Transmission gate base D flipflop in Master Slave arrangement.
Many techniques have been devised to address the metastability problem and reduce the probability of synchronization failure to an acceptable level when interfacing between synchronous and asynchronous modules. The goal of each of these techniques is to increase the amount of time to resolve the metastability (i.e., increase $t_a$). The simplest approach to achieve this is to use two (or more) latches in series to sample asynchronous signals arriving at a synchronous module. This increases the time allowed for a metastable condition to resolve. In other words, if $n$ extra latches are added in series with an asynchronous input, the new value of $t_a$ is given by

$$t'_a = t_a + n(T - t_{pd})$$

where $T$ is the clock period and $t_{pd}$ is the propagation delay through the added flip-flops. The cost, though, is an extra $n$ cycles of delay when communicating data from an asynchronous module to a synchronous module, even when there is no metastability. Fig 3 and Fig 4 show metastable timing simulations for Transmission gate base D flipflop in Master Slave arrangement.

In this table we have shown comparison between past and present result Analysis.

### Parametric Analysis:

<table>
<thead>
<tr>
<th>Our Work</th>
<th>Leaf cell</th>
<th>Max Current</th>
<th>Power dissipation</th>
<th>Switching delay</th>
<th>Clock freq.</th>
<th>Data freq</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional NAND latch</td>
<td>0.865mA</td>
<td>21uW</td>
<td>In the range of ns</td>
<td>1GHz</td>
<td>0.59GHz</td>
<td></td>
</tr>
<tr>
<td>Conventional NAND Flipflop</td>
<td>0.875mA</td>
<td>33uW</td>
<td>In the range of ns</td>
<td>1GHz</td>
<td>0.53GHz</td>
<td></td>
</tr>
<tr>
<td>Metastable output flip-flop</td>
<td>1.461mA</td>
<td>270uW</td>
<td>0.473ns</td>
<td>1GHz</td>
<td>1GHz</td>
<td></td>
</tr>
<tr>
<td>TG Latch</td>
<td>0.204mA</td>
<td>2uW</td>
<td>0.974ns</td>
<td>0.49GHz</td>
<td>0.23GHz</td>
<td></td>
</tr>
</tbody>
</table>
Comparative Analysis:

<table>
<thead>
<tr>
<th></th>
<th>Power dissipation</th>
<th>Switching delay</th>
<th>Clock freq.</th>
<th>Number of transistor</th>
<th>Metasatable error calculates</th>
</tr>
</thead>
<tbody>
<tr>
<td>Our work</td>
<td>0.187uW to 2uW</td>
<td>0.473ns to 0.974ns</td>
<td>0.5GHz To 1GHz</td>
<td>12</td>
<td>15</td>
</tr>
<tr>
<td>Design in [1]</td>
<td>3.6 to 6.4uW</td>
<td>0.147 to 0.199ns</td>
<td>1GHz to 10GHz</td>
<td>14</td>
<td>11 to 49</td>
</tr>
<tr>
<td>Design in [2]</td>
<td>3.7uW to 7.21uW</td>
<td>1.46 to 4.36 ps</td>
<td>0.5GHz To 1GHz</td>
<td>48</td>
<td>NA</td>
</tr>
</tbody>
</table>

VI. Conclusion:

The data changes during the setup and hold time violate the value of Q (Q_Metastable) may enter the metastable region resulting in a long time for Q to resolve to a stable value and therefore an unpredictable final value of Q. As clock speeds increase, synchronization issues are becoming increasingly important, so such a formal verification approach to the analysis of synchronization strategies is essential to produce reliable systems in the future. Flip flop is a high gain circuit, it will amplify the input voltage and output becomes at stable state. Due to the setup and hold time violation the latch may have no initial voltage to amplify and thus the output of the flip-flop may become unpredictable and take an unbounded amount of time to settle to a stable level. The problem of metastability in analysis of latch and flip-flop designs was addressed.

References:


